aviallon/autologicgate
1
0
Fork 0
Code Issues 1 Pull requests Projects Releases Packages Wiki Activity Actions
Project whose goal is simulate an 8-bit CPU, make an assembler for it (done) and finally write a C compiler.
36 commits 4 branches 0 tags 1.1 MiB
  • Python 98.9%
  • TeX 1.1%
Find a file
Exact
Antoine Viallon 94b12fa89e
 Updated instructions doc
2020-04-05 17:59:10 +02:00
examples Added DEC instruction, fixed several compiler bugs. 2020-01-14 20:30:25 +01:00
.gitlab-ci.yml Added multiplication and doctest 2019-12-23 23:14:50 +01:00
autologicgate.py Added Increment and HalfAdder (for increment) 2020-01-04 16:46:15 +01:00
clean.sh Added a clean script 2020-01-14 18:31:45 +01:00
CPU.circ Updated CrappyCPU design to latest Logisim-Evolution version 2020-04-05 17:55:59 +02:00
crappyasm.py Better messages for line errors 2020-04-05 17:56:33 +02:00
crappycc.py Better CrappyCC compiler, with slight optimizations 2020-04-05 17:57:40 +02:00
description.pdf Updated instructions doc 2020-04-05 17:59:10 +02:00
digit_decoder_0.pla Major update : 2020-01-14 18:35:46 +01:00
digit_decoder_1.pla Major update : 2020-01-14 18:35:46 +01:00
digit_decoder_2.pla Major update : 2020-01-14 18:35:46 +01:00
gen_instructions.py Major update : 2020-01-14 18:35:46 +01:00
header.tex Updated README.md to reflect what the project actually is... 2020-01-06 16:02:18 +01:00
instructions.py Added DEC instruction, fixed several compiler bugs. 2020-01-14 20:30:25 +01:00
instructions1.rom Added DEC instruction, fixed several compiler bugs. 2020-01-14 20:30:25 +01:00
instructions2.rom Added DEC instruction, fixed several compiler bugs. 2020-01-14 20:30:25 +01:00
pla_decimal_decode.py Major update : 2020-01-14 18:35:46 +01:00
README.md Updated README.md to reflect what the project actually is... 2020-01-06 16:02:18 +01:00
selector_decoder.pla Renamed selector_decoder PLA file 2020-01-14 19:08:19 +01:00

README.md

autologicgate Crappy CPU

Python project whose goal is to generate logic gate assembly matching a truth table. is to make my own 8-bit CPU, with my own instruction set, an assembler, etc., from absolute scratch. See description.pdf to have more informations.

Logisim-Evolution is needed to open CPU.circ, which is my CPU simulation under, well, Logisim. Prefer the git version as it is much better.